Renesas Electronics /R7FA6T2BD /GPT_GTCLK /GTCLKCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTCLKCR

31282724232019161512118743000000000000000000000000000000000000000000 (0)BPEN

BPEN=0

Description

General PWM Timer Clock Control Register

Fields

BPEN

Synchronization Circuit Bypass Enable

0 (0): In case of using Bus Clock and GPT Core Clock asynchronously

1 (1): In case of using Bus Clock and GPT Core Clock synchronously

Links

() ()